

1 / 13




FIG. 1

2 / 13




FIG. 2

RF: Register File  
IR: Instruction Register  
IC: Instruction Cache




FIG. 3

3 / 13




FIG. 4

4 / 13




FIG. 5

2: SECOND PIPELINE  
PROCESSING PORTION

5 / 13




FIG. 6A




FIG. 6B

6 / 13





FIG. 7

FIG. 7

7 / 13



8 / 13




FIG. 9



9/13




FIG. 10





FIG. 11

10 / 13



1: FIRST PIPELINE  
PROCESSING PORTION

2: SECOND PIPELINE  
PROCESSING PORTION

FIG. 12

11 / 13




FIG. 13

12 / 13




FIG. 14

13 / 13




FIG. 15